Evolutionary Design of Image Filter Using The Celoxica Rc1000 Board
نویسندگان
چکیده
In this paper, we approach the problem of image filter design automation using a kind of intrinsic evolvable hardware architecture. For the purpose of implementing the intrinsic evolution process in a common FPGA chip and evolving a complicated digital circuit system-image filter, the design automation system employs the reconfigurable circuit architecture as the reconfigurable component of the EHW. The reconfigurable circuit architecture is inspired by the Cartesian Genetic Programming and the functional level evolution. To increase the speed of the hardware evolution, the whole evolvable hardware system which consists of evolution algorithm unit, fitness value calculation unit and reconfigurable unit are implemented by a commercial FPGA chip. The Celoxica RC1000 card which is fitted with a Xilinx Virtex xcv2000E FPGA chip is employed as the experiment platform. As the result, we conclude the terms of the synthesis report of the image filter design automation system and hardware evolution speed in the Celoxica RC1000 card. The evolved image filter is also compared with the conventional image filter form the point of filtered image quality.
منابع مشابه
Complete FPGA Implemented Evolvable Image Filters
This paper describes a complete FPGA implemented intrinsic evolvable system which is employed as a novel approach to automatic design of spatial image filters for two given types of noise. The genotype-phenotype representation of the proposed evolvable system is inspired by the Cartesian Genetic Programming and the function level evolution. The innovative feature of the proposed system is that ...
متن کاملDesign and Implementation of Efficient Architectures for Color Space Conversion
Color space conversion is very important in many types of image processing applications including video compression. This operation consumes up to 40% of the entire processing power of a highly optimised decoder. Therefore, techniques which efficiently implement this conversion are desired. This paper presents four different scalable architectures for efficient implementation of two such color ...
متن کاملHardware Implementation of Aes Algorithm
The paper presents a hardware implementation of the AES algorithm developed for an external data storage unit in a dependable application. The algorithm was implemented in FPGA using the development board Celoxica RC1000 and development suite Celoxica DK. The purpose of this prototype version was to test the correctness of the implemented algorithm and to gain experience in optimisation of algo...
متن کاملUsing Reconfigurable Architecture-Based Intrinsic Incremental Evolution to Evolve a Character Classification System
Evolvable hardware (EHW) has been employed in the circuit design automation domain, as an alternative to traditional human being designer. However, limited by the scalability of EHW, at present the scales of all the evolved circuits are smaller than the circuits designed by traditional method. In this paper, a character classification system for recognizing 16 characters was evolved by a novel ...
متن کاملDesign and Efficient FPGA Implementation of an RGB to YCrCb Color Space Converter Using Distributed Arithmetic
Processing an image in the RGB color space, with a set of RGB values for each pixel is not the most efficient method. To speed up some processing steps many video compression and communication techniques use luminance/chrominance color spaces, such as YCrCb, making a mechanism for converting between formats necessary. Therefore, techniques which efficiently implement this conversion are desired...
متن کامل